Please wait until document has finished loading (reload)

[Donate]

-- $(lic)
-- $(help_generic)
-- $(help_local)

library ieee;
use ieee.std_logic_1164.all;
use work.config.all;
use work.int.all;
use work.memdef.all;
use work.bus_comp.all;
use work.cache_comp.all;
use work.cache_config.all;
use work.genwb_lib.all;

entity genwb is
  port ( 
    rst     : in  std_logic; 
    clk     : in  std_logic;
    i  : in  genwb_type_in;
    o  : out genwb_type_out;
    mcwbo : in ahbmst_mp_out;
    mcwbi : out ahbmst_mp_in
  );
end genwb;

architecture rtl of genwb is

  type kecswb_tmp_type is record
     o   : genwb_type_out;
     wbfifoi : genwbfifo_type_in;
     consume, req : std_logic;
  end record;
  type kecswb_reg_type is record
     active : std_logic;
     data : std_logic_vector(31 downto 0);
     mcwbi : ahbmst_mp_in;
     retry_mcwbi,buf_mcwbi : ahbmst_mp_in;
  end record;
  type kecswb_dbg_type is record
     dummy : std_logic;
     -- pragma translate_off
     dbg : kecswb_tmp_type;
     -- pragma translate_on
  end record;
  signal r, c       : kecswb_reg_type;
  signal rdbg, cdbg : kecswb_dbg_type;
  signal wbfifoi : genwbfifo_type_in;
  signal wbfifoo : genwbfifo_type_out;
  
begin  
    
  p0: process (clk, rst, r, i, mcwbo, wbfifoo )
    variable v    : kecswb_reg_type;
    variable t    : kecswb_tmp_type;
    variable vdbg : kecswb_dbg_type;
  begin 

    -- todo: locking on atomic load store does not work yet
    -- until no multiprocessor system is implemented it's defered to the future

    
    -- $(init(t:kecswb_tmp_type))
    v := r;
    
    t.wbfifoi.fifo_read := '0';
    t.wbfifoi.fifo_entry := i.fifo_entry;
    t.wbfifoi.fifo_write := i.fifo_write;
    t.o.fifo_stored_v  := wbfifoo.fifo_stored_v;
    t.o.empty_v := wbfifoo.fifo_empty_r and (not r.mcwbi.req) and (not r.active); -- might be v.active
    t.o.read_finish_v := '0';
    t.o.read_mexc := mcwbo.mexc;
    t.o.read_data := mcwbo.data;
    
    t.req := (not wbfifoo.fifo_empty_r) or (i.fifo_write);
    t.consume := '0';
    
    if mcwbo.ready = '1' then
      v.active := '0';
      t.o.read_finish_v := r.retry_mcwbi.read;
    end if;
          
    if v.active = '0' then
      if r.mcwbi.req = '0' and t.req = '1' then
        t.consume := '1';
      end if;
    end if;
    
    if mcwbo.grant = '1' then
      v.active := '1';
      v.mcwbi.req := '0';
      v.mcwbi.data := r.data;
      v.retry_mcwbi := r.mcwbi;
      v.retry_mcwbi.data := r.data;
      if t.req = '1' then
        t.consume := '1';
      end if;
    end if;
    
    if mcwbo.retry = '1' then
      v.buf_mcwbi := r.mcwbi;
      v.buf_mcwbi.data := r.data;
      v.mcwbi := r.retry_mcwbi;
      v.data := r.retry_mcwbi.data;
    end if;
    
    if t.consume = '1' then
      if r.buf_mcwbi.req = '1' then
        v.buf_mcwbi.req := '0';
        v.data := r.buf_mcwbi.data;
        v.mcwbi := r.buf_mcwbi;
      else
        if (wbfifoo.fifo_empty_r = '0') then
          v.mcwbi.req := '1';
          v.data          := wbfifoo.fifo_entry.data; 
          v.mcwbi.address := wbfifoo.fifo_entry.addr;
          v.mcwbi.burst   := wbfifoo.fifo_entry.burst;
          v.mcwbi.size    := wbfifoo.fifo_entry.size;
          v.mcwbi.read    := wbfifoo.fifo_entry.read;
          v.mcwbi.lock    := wbfifoo.fifo_entry.lock;
          t.wbfifoi.fifo_read := '1';
        else
          v.mcwbi.req := '1';
          t.o.fifo_stored_v := '1';
          t.wbfifoi.fifo_write := '0';
          v.data          := i.fifo_entry.data;
          v.mcwbi.address := i.fifo_entry.addr;
          v.mcwbi.burst   := i.fifo_entry.burst;
          v.mcwbi.size    := i.fifo_entry.size;
          v.mcwbi.read    := i.fifo_entry.read;
          v.mcwbi.lock    := i.fifo_entry.lock;
        end if;
      end if;
      
    end if;
    
    -- reset
    if ( rst = '0' ) then
      v.mcwbi.req := '0';
      v.active := '0';
      v.buf_mcwbi.req := '0';
    end if;

    c <= v;
    
    wbfifoi <= t.wbfifoi;
    o <= t.o;
    mcwbi <= r.mcwbi;
    
    -- pragma translate_off
    vdbg := rdbg;
    vdbg.dbg := t;
    cdbg <= vdbg;
    -- pragma translate_on  end process p0;
    
  end process p0;
  
  pregs : process (clk, c)
  begin
    if rising_edge(clk) then
      r <= c;
      -- pragma translate_off
      rdbg <= cdbg;
      -- pragma translate_on
    end if;
  end process;

  gfifo0 : if CFG_WBBUF_SZ > 0 generate
    fifo0 : genwbfifo generic map ( WBBUF_SZ => CFG_WBBUF_SZ )
      port map (rst, clk, wbfifoi, wbfifoo );
  end generate;    
  
end rtl;

File /tmp/build_html/soft/doc/test/.config.vhd used by /tmp/build_html/vhdl/mem/cache/libs/gencmem_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/gendc_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/genic_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/genwb_lib.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd used by /tmp/build_html/vhdl/arith/cnt/arith_cnt8.vhd used by /tmp/build_html/vhdl/arm/libs/armshiefter.vhd used by /tmp/build_html/vhdl/arm/armiu_festg.vhd used by /tmp/build_html/vhdl/arm/cp/armcp_sctrl.vhd used by /tmp/build_html/vhdl/core/ctrl/rstgen.vhd used by /tmp/build_html/vhdl/arm/tbench_armcache.vhd used by /tmp/build_html/vhdl/m68k/libs/m68kdecode.vhd used by /tmp/build_html/vhdl/mem/cache/kecs_wb.vhd used by /tmp/build_html/vhdl/mem/cache/kecs_wbfifo.vhd used by /tmp/build_html/vhdl/sparc/leon_pci.vhd used by /tmp/build_html/vhdl/tbench/dep_tbgen.vhd

File /tmp/build_html/vhdl/libs/int.vhd used by /tmp/build_html/vhdl/core/ctrl/irqctrl.vhd used by /tmp/build_html/vhdl/bus/ahbmst_mp.vhd used by /tmp/build_html/vhdl/mem/cache/libs/gencmem_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/gendc_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/genic_lib.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd used by /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd used by /tmp/build_html/vhdl/mem/cache/setrepl.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/arm_comp.vhd used by /tmp/build_html/vhdl/arm/armiu_festg.vhd used by /tmp/build_html/vhdl/arm/libs/armcmd.vhd used by /tmp/build_html/vhdl/arm/armcmd_cr.vhd used by /tmp/build_html/vhdl/arm/armcmd_cs.vhd used by /tmp/build_html/vhdl/arm/armiu_drstg.vhd used by /tmp/build_html/vhdl/arm/armiu_rsstg.vhd used by /tmp/build_html/vhdl/arm/cp/armcp_comp.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

File /tmp/build_html/vhdl/libs/memdef.vhd used by /tmp/build_html/vhdl/config.vhd used by /tmp/build_html/vhdl/bus/bus_comp.vhd used by /tmp/build_html/vhdl/bus/ahbmst_mp.vhd used by /tmp/build_html/vhdl/mem/cache/libs/gendc_lib.vhd used by /tmp/build_html/vhdl/mem/cache/libs/genwb_lib.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genwb.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/libs/armshiefter.vhd used by /tmp/build_html/vhdl/arm/armiu_festg.vhd used by /tmp/build_html/vhdl/arm/libs/armcmd.vhd used by /tmp/build_html/vhdl/arm/armcmd_sm.vhd used by /tmp/build_html/vhdl/arm/armcmd_cr.vhd used by /tmp/build_html/vhdl/arm/armcmd_cs.vhd used by /tmp/build_html/vhdl/arm/armiu_rsstg.vhd used by /tmp/build_html/vhdl/arm/cp/armcp_sctrl.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

File /tmp/build_html/vhdl/bus/bus_comp.vhd used by /tmp/build_html/vhdl/bus/ahbmst_mp.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genwb.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/armcache.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/armiu.vhd used by /tmp/build_html/vhdl/core/soc_gen.vhd

File /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/gencmem.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd used by /tmp/build_html/vhdl/mem/cache/genwb.vhd used by /tmp/build_html/vhdl/mem/cache/setrepl.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/armcache.vhd used by /tmp/build_html/vhdl/arm/armcache.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/armiu.vhd used by /tmp/build_html/vhdl/arm/armiu.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

Enum rdatatype defined in /tmp/build_html/vhdl/sparc/mmu_icache.vhd type rdatatype is (itag, idata, memory);

File /tmp/build_html/vhdl/sparc/cache.vhd

Constant words defined in /tmp/build_html/vhdl/tech/tech_axcel.vhd constant words : integer := 2**abits;

Enum cache_replace_type defined in /tmp/build_html/vhdl/sparc/leon_target.vhd type cache_replace_type is (lru, lrr, rnd);

Enum astates defined in /tmp/build_html/vhdl/sparc/mmu_acache.vhd type astates is (idle, dcache, icache, mmu);

Enum cpins_type defined in /tmp/build_html/vhdl/sparc/fp1eu.vhd type cpins_type is (none, cpop, load, store);

Enum dsnoop_type defined in /tmp/build_html/vhdl/sparc/leon_target.vhd type dsnoop_type is (none, slow, fast);

Enum txfsmtype defined in /tmp/build_html/vhdl/sparc/dcom_uart.vhd type txfsmtype is (idle, data, stopbit);

Enum areatype defined in /tmp/build_html/vhdl/peripherals/mem/mctrl.vhd type areatype is (rom, io, ram);

Enum fpu_state defined in /tmp/build_html/vhdl/sparc/fpu_lth.vhd type fpu_state is (start, get_operand, pre_norm, add_sub, post_norm, rnd_norm, hold_val);

Type cache_config_type defined in /tmp/build_html/vhdl/sparc/leon_target.vhd type cache_config_type is record isets : integer range 1 to 4; -- # of sets in icache isetsize : integer; -- I-cache size per set in Kbytes ilinesize : integer; -- # words per I-cache line ireplace : cache_replace_type; -- icache replacement algorithm ilock : integer; -- icache locking dsets : integer range 1 to 4; -- # of sets in dcache dsetsize : integer; -- D-cache size per set in Kbytes dlinesize : integer; -- # words per D-cache line dreplace : cache_replace_type; -- icache replacement algorithm dlock : integer; -- dcache locking dsnoop : dsnoop_type; -- data-cache snooping drfast : boolean; -- data-cache fast read-data generation dwfast : boolean; -- data-cache fast write-data generation dlram : boolean; -- local data ram enable dlramsize : integer; -- local data ram size in kbytes dlramaddr : integer; -- local data ram start address (8 msb) end record;

Constant cache_config defined in /tmp/build_html/vhdl/sparc/leon_device.vhd constant cache_config : cache_config_type := ( isets =>

File /tmp/build_html/vhdl/mem/cache/libs/genwb_lib.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd used by /tmp/build_html/vhdl/mem/cache/genwb.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd

File /tmp/build_html/vhdl/mem/cache/genwb.vhd

Enum lmd_memsize defined in /tmp/build_html/vhdl/libs/memdef.vhd type lmd_memsize is ( lmd_word, lmd_byte, lmd_half, lmd_dbl );

Enum ahbmst_state_type defined in /tmp/build_html/vhdl/sparc/pci_oc.vhd type ahbmst_state_type is (idle, req, respond);

Type gwbl_entry defined in /tmp/build_html/vhdl/mem/cache/libs/genwb_lib.vhd type gwbl_entry is record addr : std_logic_vector(31 downto 0); data : std_logic_vector(31 downto 0); burst : std_logic; size : lmd_memsize; read : std_logic; lock : std_logic; -- lock until next req end record;

Type genwb_type_in defined in /tmp/build_html/vhdl/mem/cache/cache_comp.vhd type genwb_type_in is record fifo_write : std_logic; fifo_entry : gwbl_entry; end record;

Type genwb_type_out defined in /tmp/build_html/vhdl/mem/cache/cache_comp.vhd type genwb_type_out is record fifo_stored_v : std_logic; empty_v : std_logic; read_finish_v : std_logic; read_mexc : std_logic; read_data : std_logic_vector(31 downto 0); end record;

Enum unit_status_type defined in /tmp/build_html/vhdl/sparc/fp1eu.vhd type unit_status_type is (free, started, ready);

Enum slavestate defined in /tmp/build_html/vhdl/sparc/ahbtest.vhd type slavestate is (idle, error, split, retry, ws1);

Enum execstate defined in /tmp/build_html/vhdl/sparc/fp1eu.vhd type execstate is (nominal, excpend, exception);

Type ahbmst_mp_out defined in /tmp/build_html/vhdl/bus/bus_comp.vhd type ahbmst_mp_out is record data : std_logic_vector(31 downto 0); -- memory data ready : std_logic; -- cycle ready grant : std_logic; -- retry : std_logic; -- mexc : std_logic; -- memory exception cache : std_logic; -- cacheable data end record;

Type ahbmst_mp_in defined in /tmp/build_html/vhdl/bus/bus_comp.vhd type ahbmst_mp_in is record req : std_logic; address : std_logic_vector(31 downto 0); data : std_logic_vector(31 downto 0); size : lmd_memsize; burst : std_logic; read : std_logic; lock : std_logic; end record;

Type kecswb_tmp_type defined in /tmp/build_html/vhdl/mem/cache/kecs_wb.vhd type kecswb_tmp_type is record wbo : kcif_ketyp_wb_out; wbfifoi : kcif_ketyp_wbfifo_in; consume : std_logic; end record;

Type genwbfifo_type_in defined in /tmp/build_html/vhdl/mem/cache/cache_comp.vhd type genwbfifo_type_in is record fifo_entry : gwbl_entry; fifo_read, fifo_write : std_logic; end record;

Type kecswb_reg_type defined in /tmp/build_html/vhdl/mem/cache/kecs_wb.vhd type kecswb_reg_type is record active : std_logic; mcwbi : kbah_ketyp_in; last_addr, last_data : std_logic_vector(31 downto 0); end record;

Enum mcycletype defined in /tmp/build_html/vhdl/peripherals/mem/sdmctrl.vhd type mcycletype is (midle, active, leadout);

Type kecswb_dbg_type defined in /tmp/build_html/vhdl/mem/cache/kecs_wb.vhd type kecswb_dbg_type is record dummy : std_logic; -- pragma translate_off dbg : kecswb_tmp_type; -- pragma translate_on end record;

Type genwbfifo_type_out defined in /tmp/build_html/vhdl/mem/cache/cache_comp.vhd type genwbfifo_type_out is record fifo_entry : gwbl_entry; fifo_stored_v : std_logic; fifo_empty_r : std_logic; end record;

Constant CFG_WBBUF_SZ defined in /tmp/build_html/vhdl/mem/cache/cache_config.vhd constant CFG_WBBUF_SZ : integer range 1 to 16 := 2;

File /tmp/build_html/vhdl/mem/cache/genwbfifo.vhd

If you have question mail to: Konrad Eisele<eiselekd@web.de>, created: Wed Apr 14 13:07:33 WEDT 2004 ;
This is part of the Core distribution