Please wait until document has finished loading (reload)

[Donate]

library ieee;
use ieee.std_logic_1164.all;
use work.corelib.all;
use work.armpmodel.all;
use work.armshiefter.all;
use work.armdecode.all;
use work.gendc_lib.all;

-- PREFIX: apc_xxx
package armpctrl is
  
--   pctrl.
-- data1 data2
--  +---+---+-----------------------------------------------+
--  |   |   | ######## Register Read Stage (rrstg) ######## |
--  |   |   | record apc_micro:                             |
--  |   |   | r1       : src register 1                     |
--  |   |   | r1_valid : src register 1 enable              |
--  |   |   | r2       : src register 2                     |
--  |   |   | r2_valid : src register 2 enable              |
--  +---+---+-----------------------------------------------+
--  |   |   |          pstate                               |
--  |   |   | r1+--------V---------+    +---------+         |
--  | +-+---+---+ Forwarding Logic +----+ regfile +<--------+< wrstg
--  | | | +-+---+                  |    +---------+         |
--  | V | V | r2+------------------+                        |
--  |   |   |                                               | 
--  |   |   |  Note: if (rsop_op1_src,rsop_op2_src) == none | 
--  |   |   |        then pctrl.data(1,2) are imidiate and  | 
--  |   |   |        pctrl.data(1,2) are not written        |
--  +---+---+-----------------------------------------------+ 
--    VVVVV    lock on register/coprocessor stall           
--  +---+---+-----------------------------------------------+
--  |   |   | ####### Register Shieft Stage (rsstg) ####### |
--  |   |   | record apc_rsstg:                             |
--  |   |   | rsop_op1_src : pctrl.data1 src                |
--  |   |   | rsop_op2_src : pctrl.data2 src                |
--  |   |   | rsop_buf1_src: rsstg.buf1 src                 |
--  |   |   | rsop_buf2_src: rsstg.buf2 src                 |
--  |   |   | rsop_styp    : shieft type                    |
--  |   |   | rsop_sdir    : shieft dir                     |
--  +---+---+-----------------------------------------------+
--  |   |   |                                               | 
--  |   |   |  rsop_buf2_src:                  +----+      <+-exstg.<aluresult>
--  |   |   |       "trough": pctrl.data1 -+-> |buf1|       |    
--  |   |   |       "alures": <aluresult> -+   +----+       |    
--  |   |   |       "none"  : ~~                            |    
--  |   |   |                                               |
--  |   |   |  rsop_buf2_src:                  +----+       |    
--  |   |   |       "trough": pctrl.data2 -+-> |buf2|       |    
--  |   |   |       "alures": <aluresult> -+   +----+       |    
--  |   |   |       "none"  : ~~                            |    
--  |   |   |                                               |
--  |   |   |  rsop_op1_src :                               |    
--  | +-^---^---+-  "trough": pctrl.data1                   |    
--  | V |   |   +-  "none"  : ~~                            |    
--  |   |   |   +-  "alures": <aluresult>                   |    
--  |   |   |   +-  "buf"   : buf1                          |    
--  |   |   |                        pctrl.data1 pctrl.data2|
--  |   |   |                                V    V         |
--  |   |   |  rsop_op2_src :              +-+----+-+       |    
--  |   | +-^---+-  "trough": <------------|shiefter|       |    
--  |   | V |   +-  "none"  : ~~           +----+---+       |    
--  |   |   |   +-  "alures": <aluresult>       |           |    
--  |   |   |   +-  "buf"   : buf2              V           |    
--  |   |   |                          rs_shieftcarryout    |     
--  +---+---+-----------------------------------------------+
--  +---+---+-----------------------------------------------+
--  |   |   | ########### Execute Stage (exstg) ########### |
--  +---+---+-----------------------------------------------+
--  |   |   | record apc_exstg:                             |
--  |   |   | exop_aluop    : alu operation type            |
--  |   |   | exop_data_src : pctrl.data1 source            | 
--  |   |   | exop_buf_src  : exstg.buf source              |
--  |   |   | exop_setcpsr  : update cpsr                   |
--  +---+---+-----------------------------------------------+
--  |   |   |                                               |
--  | o-+-o=+======+------+                                 |
--  |   |   |   +--+------+--+                              |
--  |   |   |   | exop_aluop |                              |
--  |   |   |   +-----+------+                              |
--  |   |   |         |                                     |
--  |   |   |     <aluresult>                               |
--  |   |   |                                               |
--  |   |   |  exop_buf_src:                  +----+       <+--
--  |   |   |       "aluout": <aluresult> -+->|buf1|        |
--  |   |   |       "op1"   : pctrl.data1 -+  +----+        |
--  |   |   |       "none"  : ~~                            |
--  |   |   |                                               |
--  |   |   |  exop_op1_src :                 exop_setcpsr  |
--  | +-^---^---+-  "aluout": <aluresult>      +-------+    |
--  | V |   |   +-  "buf"   : buf1             |  cpsr |    |
--  |   |   |                                  +---+---+    |
--  |   |   |                                      V        |
--  |   |   |                                   ex_cpsr     |
--  +---+---+-----------------------------------------------+
--  +---+---+-----------------------------------------------+
--  |   |   | ############ DMMU Stage (dmstg) ############# |
--  +---+---+-----------------------------------------------+
--  |   |   |                                               |
--  |   | o-+-+                                             |
--  +---+---+-)---------------------------------------------+
--  +---+---+-)---------------------------------------------+
--  |   |   | |########## Memory Stage (dmstg) ############ |
--  |   |   | |record apc_mestg:                            |
--  |   |   | | meop_param  : dcache params                 |
--  |   |   | | meop_enable : load/store                    |
--  +---+---+-)---------------------------------------------+
--  |   |   | |       Store :                               |
--  |   |   | +> dmstg.pctrl.data2 : store data             +
--  | o-+---+-->pctrl.data1 : memory address                |
--  |   |   |                                              -+-> dcache in
--  |   |   |          Load :                               |
--  | o-+---+-> pctrl.data1 : memory address                |
--  |   |   |                                               |
--  |   |   |                                               |
--  |   |   |                                               |
--  |   |   |                                               |
--  +---+---+-----------------------------------------------+
--  +---+---+-----------------------------------------------+
--  |   |   | ############ Write Stage (dmstg) ############ |
--  |   |   | record apc_mestg:                             |
--  |   |   |  wrop_rd      : write register                |
--  |   |   |  wrop_rdvalid : write enable                  |
--  |   |   |  wrop_trap    : trap ctrl                     | 
--  |   |   |  wrop_setspsr : set spsr                      |
--  +---+---+-----------------------------------------------+
--  |   |   |                                               |
--  |   |   |                                          <-+-<+- dcache out
--  |   |   |                                            |  |
--  |   |   |                                            +->+- rrstg write
--  |   |   |                                               |
--  +---+---+-----------------------------------------------+

  
-- RSSTG operation: EXSTG operand source
type apc_rsop_opsrc is (
  apc_opsrc_through,
  apc_opsrc_buf,
  apc_opsrc_alures,
  apc_opsrc_none
);

-- RSSTG operation: RSSTG buffer source
type apc_rsop_bufsrc is (
  apc_bufsrc_none,
  apc_bufsrc_through,
  apc_bufsrc_alures
);

-- EXSTG operation: pctrl.data source
type apc_exop_datasrc is (
  apc_datasrc_aluout,
  apc_datasrc_buf,
  apc_datasrc_none
);

-- EXSTG operation: exstg.buf source
type apc_exop_bufsrc is (
  apc_exbufsrc_none,
  apc_exbufsrc_aluout,
  apc_exbufsrc_op1
);

type apc_rrstg is record
  -- operations
  dummy : std_logic;
end record;

type apc_rsstg is record
  -- operations
  rsop_op1_src  : apc_rsop_opsrc;  -- EXSTG operand1 source
  rsop_op2_src  : apc_rsop_opsrc;  -- EXSTG operand1 source
  rsop_buf1_src : apc_rsop_bufsrc; -- RSSTG buffer1 source
  rsop_buf2_src : apc_rsop_bufsrc; -- RSSTG buffer2 source
  rsop_styp     : ash_styp;        -- RSSTG shieft op
  rsop_sdir     : ash_sdir;        -- RSSTG shieft dir
  -- data
  rs_shieftcarryout : std_logic;   -- RSSTG shiefter carry out
end record;

type apc_exstg is record
  -- operations
  exop_aluop    : std_logic_vector(3 downto 0);  -- EXSTG alu operation
  exop_data_src : apc_exop_datasrc;  -- EXSTG pctrl.data1 source
  exop_buf_src  : apc_exop_bufsrc;   -- ESSTG buffer source
  exop_setcpsr  : std_logic;         -- EXSTG set cpsr
  -- data                                   
  ex_cpsr : apm_cpsr;           -- EXSTG store old cpsr
end record;

type apc_dmstg is record
  dummy : std_logic;
end record;

type apc_mestg is record
  -- operation
  meop_enable : std_logic;
  meop_param  : gdcl_param;
  -- data
  mexc   : std_logic;
end record;

type apc_wrstg is record
  -- operation
  wrop_rd      : std_logic_vector(APM_RREAL_U downto APM_RREAL_D);
  wrop_rdvalid : std_logic;
  wrop_setspsr : std_logic;
  wrop_trap    : apm_trapctrl;
end record;

type apc_pctrl is record
  insn : ade_insn;
  valid : std_logic;
  rr : apc_rrstg;
  rs : apc_rsstg;
  ex : apc_exstg;
  dm : apc_dmstg;
  me : apc_mestg;
  wr : apc_wrstg;
  data1 : std_logic_vector(31 downto 0);
  data2 : std_logic_vector(31 downto 0);
end record;

type apc_pstate is record
  hold_r    : cli_hold;
  nextinsn_v : std_logic;
  dabort_v : std_logic;
  -- active cpsr
  fromEX_cpsr_r : apm_cpsr;
  -- pctrls of all stages from rrstg on 
  fromRR_pctrl_r : apc_pctrl;
  fromRS_pctrl_r : apc_pctrl;
  fromEX_pctrl_r : apc_pctrl;
  fromDM_pctrl_r : apc_pctrl;
  fromME_pctrl_r : apc_pctrl;
  fromWR_pctrl_r : apc_pctrl;
end record;

type apc_micro is record
  pctrl : apc_pctrl;
  valid : std_logic;
  r1, r2 : std_logic_vector(APM_RREAL_U downto APM_RREAL_D);
  r1_valid, r2_valid : std_logic;
end record;

-------------------------------------------------------------------------------
-- pctrl predicate: ctrl

-- check weather pctrl is valid
function apc_is_valid (
  pctrl : apc_pctrl
) return boolean;

-- check weather branch (reg/mem)
function apc_is_branch(
  pctrl   : apc_pctrl
) return boolean;

-------------------------------------------------------------------------------
-- pctrl predicate: mem op 

-- check weather mestg active
function apc_is_mem(
  pctrl   : apc_pctrl
) return boolean;

-- check weather mestg load
function apc_is_memload(
  pctrl   : apc_pctrl
) return boolean;

-- check weather str addr (next pctrl will be store data) 
function apc_is_straddr(
  pctrl   : apc_pctrl
) return boolean;

-- check weather str data (prev pctrl was be store addr) 
function apc_is_strdata(
  pctrl   : apc_pctrl
) return boolean;

-------------------------------------------------------------------------------
-- pctrl predicate: register locking 

-- check weather it is a mem ldr
function apc_is_rdlocked(
  pctrl   : apc_pctrl
) return boolean;

-- check weather app_is_rdlocked() + rd compare
function apc_is_rdlocked_by (
  rd    : std_logic_vector(APM_RREAL_U downto APM_RREAL_D);
  pctrl : apc_pctrl
) return boolean;

-- check weather wrstg rd data come from alu
function apc_is_rdfromalu(
  pctrl   : apc_pctrl
) return boolean;

-------------------------------------------------------------------------------
-- pctrl predicate: cpsr locking 

-- check weather rsstg is used
function apc_is_rswillshieft(
  pctrl   : apc_pctrl
) return boolean;

-- check weather cpsr will be modified 
function apc_is_exwillsetcpsr(
  pctrl   : apc_pctrl
) return boolean;

-- check weather cpsr is used 
function apc_is_usecpsr(
  pctrl   : apc_pctrl
) return boolean;

-------------------------------------------------------------------------------

-- check weather stg should flush
function apc_is_flush(
  stgid : std_logic_vector(2 downto 0);
  flushid : std_logic_vector(2 downto 0)
) return boolean;

end armpctrl;

package body armpctrl is

function apc_is_valid (
  pctrl : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if pctrl.valid = '1' then
    tmp := true;
  end if;
  return tmp;
end;

function apc_is_branch(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    if (pctrl.wr.wrop_rdvalid = '1') and
       (pctrl.wr.wrop_rd = APM_RREAL_PC) then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_rdlocked(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) and
     (pctrl.me.meop_enable = '1') and
     (pctrl.me.meop_param.read = '1') and
     (pctrl.wr.wrop_rdvalid = '1') then
    tmp := true;
  end if;
  return tmp;
end;

function apc_is_rdlocked_by (
  rd    : std_logic_vector(APM_RREAL_U downto APM_RREAL_D);
  pctrl : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if (pctrl.wr.wrop_rd = rd) and apc_is_rdlocked(pctrl) then
    tmp := true;
  end if;
  return tmp;
end;

function apc_is_rdfromalu(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if  apc_is_valid(pctrl) and
     (not apc_is_memload(pctrl)) and 
     (pctrl.wr.wrop_rdvalid = '1') then
    tmp := true;
  end if;
  return tmp;
end;

function apc_is_mem(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    if pctrl.me.meop_enable = '1' then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_memload(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_mem(pctrl) then
    if pctrl.me.meop_param.read = '1' then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_straddr(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    if (pctrl.me.meop_enable = '1') and
       (pctrl.me.meop_param.read = '0') and
       (pctrl.me.meop_param.addrin = '1') then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_strdata(
  pctrl   : apc_pctrl
) return boolean  is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    if (pctrl.me.meop_enable = '1') and
       (pctrl.me.meop_param.read = '0') and
       (pctrl.me.meop_param.writedata = '1') then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_rswillshieft(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    -- shiefter output used
    if pctrl.rs.rsop_op2_src = apc_opsrc_through or
       pctrl.rs.rsop_buf2_src = apc_bufsrc_through then
      -- shiefter does something
      if (pctrl.rs.rsop_styp = ash_styp_simm) or
         (pctrl.rs.rsop_styp = ash_styp_sreg) then
        if not (pctrl.rs.rsop_sdir = ash_sdir_snone) then
          tmp := true;
        end if;
      end if;
    end if;
  end if;
  return tmp;
end;

function apc_is_exwillsetcpsr(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := apc_is_valid(pctrl) and
        (pctrl.ex.exop_setcpsr = '1') ;
  return tmp;
end;

function apc_is_usecpsr(
  pctrl   : apc_pctrl
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if apc_is_valid(pctrl) then
    if apc_is_rswillshieft(pctrl) then
      tmp := true;
    end if;
  end if;
  return tmp;
end;

function apc_is_flush(
  stgid : std_logic_vector(2 downto 0);
  flushid : std_logic_vector(2 downto 0)
) return boolean is
  variable tmp : boolean;
begin
  tmp := false;
  if not (stgid = flushid) then
    tmp := true;
  end if;
  return tmp;
end;

end armpctrl;

File /tmp/build_html/vhdl/core/libs/corelib.vhd used by /tmp/build_html/vhdl/core/core_comp.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/genic.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/armcache.vhd used by /tmp/build_html/vhdl/arm/libs/armdecode.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/armiu_wrstg.vhd used by /tmp/build_html/vhdl/arm/cp/armcp_sctrl.vhd used by /tmp/build_html/vhdl/arm/armiu.vhd used by /tmp/build_html/vhdl/bus/apbmst.vhd used by /tmp/build_html/vhdl/core/ctrl/rstgen.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

File /tmp/build_html/vhdl/arm/libs/armpmodel.vhd used by /tmp/build_html/vhdl/arm/libs/armdecode.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/arm_comp.vhd used by /tmp/build_html/vhdl/arm/libs/armdebug.vhd used by /tmp/build_html/vhdl/arm/libs/armdebug.vhd used by /tmp/build_html/vhdl/arm/libs/armldst.vhd used by /tmp/build_html/vhdl/arm/armcmd_al.vhd used by /tmp/build_html/vhdl/arm/armcmd_bl.vhd used by /tmp/build_html/vhdl/arm/armcmd_ld.vhd used by /tmp/build_html/vhdl/arm/armcmd_st.vhd used by /tmp/build_html/vhdl/arm/armcmd_lm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sw.vhd used by /tmp/build_html/vhdl/arm/armcmd_cr.vhd used by /tmp/build_html/vhdl/arm/armcmd_cl.vhd used by /tmp/build_html/vhdl/arm/armcmd_cs.vhd used by /tmp/build_html/vhdl/arm/armiu_drstg.vhd used by /tmp/build_html/vhdl/arm/armiu_rrstg.vhd used by /tmp/build_html/vhdl/arm/libs/armctrl.vhd used by /tmp/build_html/vhdl/arm/armiu_rsstg.vhd used by /tmp/build_html/vhdl/arm/armiu_dmstg.vhd used by /tmp/build_html/vhdl/arm/armiu_mestg.vhd

File /tmp/build_html/vhdl/arm/libs/armshiefter.vhd used by /tmp/build_html/vhdl/arm/libs/armdecode.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/armcmd_comp.vhd used by /tmp/build_html/vhdl/arm/armcmd_sr.vhd used by /tmp/build_html/vhdl/arm/armcmd_ld.vhd used by /tmp/build_html/vhdl/arm/armcmd_st.vhd used by /tmp/build_html/vhdl/arm/armiu_drstg.vhd used by /tmp/build_html/vhdl/arm/libs/armctrl.vhd

File /tmp/build_html/vhdl/arm/libs/armdecode.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/arm_comp.vhd used by /tmp/build_html/vhdl/arm/armiu_festg.vhd used by /tmp/build_html/vhdl/arm/armiu_destg.vhd used by /tmp/build_html/vhdl/arm/armiu_destg.vhd used by /tmp/build_html/vhdl/arm/libs/armdebug.vhd used by /tmp/build_html/vhdl/arm/libs/armldst.vhd used by /tmp/build_html/vhdl/arm/armcmd_comp.vhd used by /tmp/build_html/vhdl/arm/armcmd_al.vhd used by /tmp/build_html/vhdl/arm/armcmd_sr.vhd used by /tmp/build_html/vhdl/arm/armcmd_bl.vhd used by /tmp/build_html/vhdl/arm/armcmd_ld.vhd used by /tmp/build_html/vhdl/arm/armcmd_st.vhd used by /tmp/build_html/vhdl/arm/armcmd_lm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sw.vhd used by /tmp/build_html/vhdl/arm/armcmd_cr.vhd used by /tmp/build_html/vhdl/arm/armcmd_cs.vhd used by /tmp/build_html/vhdl/arm/armiu_drstg.vhd used by /tmp/build_html/vhdl/arm/armiu_rrstg.vhd used by /tmp/build_html/vhdl/arm/libs/armctrl.vhd used by /tmp/build_html/vhdl/arm/armiu_rsstg.vhd used by /tmp/build_html/vhdl/arm/armiu_dmstg.vhd used by /tmp/build_html/vhdl/arm/armiu_mestg.vhd

File /tmp/build_html/vhdl/mem/cache/libs/gendc_lib.vhd used by /tmp/build_html/vhdl/mem/cache/cache_comp.vhd used by /tmp/build_html/vhdl/mem/cache/gencmem.vhd used by /tmp/build_html/vhdl/mem/cache/gendc.vhd used by /tmp/build_html/vhdl/arm/armcache.vhd used by /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/libs/armcmd.vhd used by /tmp/build_html/vhdl/arm/libs/armldst.vhd used by /tmp/build_html/vhdl/arm/armcmd_comp.vhd used by /tmp/build_html/vhdl/arm/armcmd_ld.vhd used by /tmp/build_html/vhdl/arm/armcmd_st.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

File /tmp/build_html/vhdl/arm/libs/armpctrl.vhd used by /tmp/build_html/vhdl/arm/arm_comp.vhd used by /tmp/build_html/vhdl/arm/libs/armcmd.vhd used by /tmp/build_html/vhdl/arm/libs/armldst.vhd used by /tmp/build_html/vhdl/arm/armcmd_comp.vhd used by /tmp/build_html/vhdl/arm/armcmd_al.vhd used by /tmp/build_html/vhdl/arm/armcmd_sr.vhd used by /tmp/build_html/vhdl/arm/armcmd_sr.vhd used by /tmp/build_html/vhdl/arm/armcmd_bl.vhd used by /tmp/build_html/vhdl/arm/armcmd_ld.vhd used by /tmp/build_html/vhdl/arm/armcmd_st.vhd used by /tmp/build_html/vhdl/arm/armcmd_lm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sm.vhd used by /tmp/build_html/vhdl/arm/armcmd_sw.vhd used by /tmp/build_html/vhdl/arm/armcmd_cr.vhd used by /tmp/build_html/vhdl/arm/armcmd_cl.vhd used by /tmp/build_html/vhdl/arm/armcmd_cs.vhd used by /tmp/build_html/vhdl/arm/armiu_drstg.vhd used by /tmp/build_html/vhdl/arm/libs/armctrl.vhd used by /tmp/build_html/vhdl/arm/armiu_rsstg.vhd used by /tmp/build_html/vhdl/arm/armiu_exstg.vhd used by /tmp/build_html/vhdl/arm/armiu_dmstg.vhd used by /tmp/build_html/vhdl/arm/armiu_mestg.vhd used by /tmp/build_html/vhdl/arm/cp/armcp_sctrl.vhd used by /tmp/build_html/soft/doc/test/.config.vhd

Enum ade_insntyp defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_insntyp is ( ade_typmem, ade_typalu, ade_typmisc, ade_typcp );

Enum ade_decinsn defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_decinsn is ( type_arm_invalid,type_arm_nop, type_arm_mrs, type_arm_bx, type_arm_mul, type_arm_mla, type_arm_swp, type_arm_sumull, type_arm_sumlal, type_arm_strhb, type_arm_ldrhb, type_arm_and, type_arm_sub, type_arm_eor, type_arm_rsb, type_arm_add, type_arm_sbc, type_arm_adc, type_arm_msr, type_arm_teq, type_arm_cmn, type_arm_tst, type_arm_cmp, type_arm_orr, type_arm_mov, type_arm_mvn, type_arm_str1, type_arm_str2, type_arm_str3, type_arm_ldr1, type_arm_stm, type_arm_ldm, type_arm_b, type_arm_swi, type_arm_cdp, type_arm_mrc, type_arm_mcr, type_arm_stc, type_arm_ldc, type_arm_rsc, type_arm_bic, type_arm_undefined );

Enum ade_DAPRAM defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_DAPRAM is ( ade_DAPRAM_simm, -- OP2 shieft with imm ade_DAPRAM_sreg, -- OP2 shieft with reg ade_DAPRAM_immrot -- OP2 immidiate rotated );

Enum ade_LDSTAMxLSV4AM defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_LDSTAMxLSV4AM is ( ade_LDSTAMxLSV4AM_imm, -- addr v1 imm -- addr v4 imm ade_LDSTAMxLSV4AM_reg -- addr v1 reg (shieft with imm) -- addr v4 reg );

Enum icycletype defined in /tmp/build_html/vhdl/peripherals/mem/sdmctrl.vhd type icycletype is (iidle, pre, ref1, ref2, lmode, finish);

Enum ade_pos defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_pos is ( ade_pre, -- pre indexed ade_post -- post indexed );

Enum ash_sdir defined in /tmp/build_html/vhdl/arm/libs/armshiefter.vhd type ash_sdir is ( ash_sdir_snone, -- no shieft ash_sdir_slsl, -- LSL #: logical shieft left ash_sdir_slsr, -- LSR #: logical shieft righ ash_sdir_sasr, -- ASR #: arithmetic shieft left ash_sdir_sror, -- ROR #: rotate ash_sdir_srrx -- RRX #: rotate 1 with carry );

Type ade_amode defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_amode is record DAPRAM_typ : ade_DAPRAM; LDSTAM_typ : ade_LDSTAMxLSV4AM; LSV4AM_typ : ade_LDSTAMxLSV4AM; LDSTAMxLSV4AM_pos : ade_pos; DAPRAMxLDSTAM_sdir : ash_sdir; LDSTAMxLSV4AM_uacc : std_logic; LDSTAMxLSV4AM_wb : std_logic; end record;

Type ade_insn defined in /tmp/build_html/vhdl/arm/libs/armdecode.vhd type ade_insn is record pc_8 : std_logic_vector(31 downto 0); insn : std_logic_vector(31 downto 0); insntyp : ade_insntyp; decinsn : ade_decinsn; am : ade_amode; valid : std_logic; id : std_logic_vector(2 downto 0); end record;

Type apc_rrstg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_rrstg is record -- operations dummy : std_logic; end record;

Enum apc_rsop_opsrc defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_rsop_opsrc is ( apc_opsrc_through, apc_opsrc_buf, apc_opsrc_alures, apc_opsrc_none );

Enum apc_rsop_bufsrc defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_rsop_bufsrc is ( apc_bufsrc_none, apc_bufsrc_through, apc_bufsrc_alures );

Enum ash_styp defined in /tmp/build_html/vhdl/arm/libs/armshiefter.vhd type ash_styp is ( ash_styp_none, -- no shieft ash_styp_immrot,-- DAPRAM: OP2 immidiate rotated ash_styp_simm, -- DAPRAM: OP2 shieft with imm, LDSTAM: addr v1 reg (adm_LDSTAM_reg) ash_styp_sreg -- DAPRAM: OP2 shieft with reg );

Enum txfsmtype defined in /tmp/build_html/vhdl/sparc/dcom_uart.vhd type txfsmtype is (idle, data, stopbit);

Type apc_rsstg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_rsstg is record -- operations rsop_op1_src : apc_rsop_opsrc; -- EXSTG operand1 source rsop_op2_src : apc_rsop_opsrc; -- EXSTG operand1 source rsop_buf1_src : apc_rsop_bufsrc; -- RSSTG buffer1 source rsop_buf2_src : apc_rsop_bufsrc; -- RSSTG buffer2 source rsop_styp : ash_styp; -- RSSTG shieft op rsop_sdir : ash_sdir; -- RSSTG shieft dir -- data rs_shieftcarryout : std_logic; -- RSSTG shiefter carry out end record;

Enum apc_exop_datasrc defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_exop_datasrc is ( apc_datasrc_aluout, apc_datasrc_buf, apc_datasrc_none );

Enum apc_exop_bufsrc defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_exop_bufsrc is ( apc_exbufsrc_none, apc_exbufsrc_aluout, apc_exbufsrc_op1 );

Constant zero defined in /tmp/build_html/vhdl/sparc/pci_gr.vhd constant zero : std_logic_vector(31 downto 0) := (others =>

Type apm_excpsr defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd type apm_excpsr is record n : std_logic; -- negative z : std_logic; -- zero c : std_logic; -- carry v : std_logic; -- overflow -- extensions -- fext : std_logic_vector(3 downto 0); -- cpsr(27:24) -- xext : std_logic_vector(7 downto 0); -- cpsr(15:8) -- sext : std_logic_vector(7 downto 0); -- cpsr(23:16) end record;

Type apm_wrcpsr defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd type apm_wrcpsr is record i : std_logic; -- [7] irq f : std_logic; -- [6] fiq t : std_logic; -- [5] thumb mode : std_logic_vector(4 downto 0); -- pragma translate_off -- dbgmode : aba_atyp_dbgpmode; -- readable pmode for dbg -- pragma translate_on end record;

Type apm_cpsr defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd type apm_cpsr is record ex : apm_excpsr; wr : apm_wrcpsr; end record;

Enum cpins_type defined in /tmp/build_html/vhdl/sparc/fp1eu.vhd type cpins_type is (none, cpop, load, store);

Type apc_exstg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_exstg is record -- operations exop_aluop : std_logic_vector(3 downto 0); -- EXSTG alu operation exop_data_src : apc_exop_datasrc; -- EXSTG pctrl.data1 source exop_buf_src : apc_exop_bufsrc; -- ESSTG buffer source exop_setcpsr : std_logic; -- EXSTG set cpsr -- data ex_cpsr : apm_cpsr; -- EXSTG store old cpsr end record;

Type apc_dmstg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_dmstg is record dummy : std_logic; end record;

Enum lmd_memsize defined in /tmp/build_html/vhdl/libs/memdef.vhd type lmd_memsize is ( lmd_word, lmd_byte, lmd_half, lmd_dbl );

Type gdcl_param defined in /tmp/build_html/vhdl/mem/cache/libs/gendc_lib.vhd type gdcl_param is record size : lmd_memsize; read : std_logic; lock : std_logic; writedata : std_logic; addrin : std_logic; signed : std_logic; end record;

Type apc_mestg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_mestg is record -- operation meop_enable : std_logic; meop_param : gdcl_param; -- data mexc : std_logic; end record;

Constant APM_RREAL_U defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd constant APM_RREAL_U : integer := 4;

Constant APM_RREAL_D defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd constant APM_RREAL_D : integer := 0;

Enum slavestate defined in /tmp/build_html/vhdl/sparc/ahbtest.vhd type slavestate is (idle, error, split, retry, ws1);

Enum dsnoop_type defined in /tmp/build_html/vhdl/sparc/leon_target.vhd type dsnoop_type is (none, slow, fast);

Enum apm_trap defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd type apm_trap is ( apm_trap_reset, -- reset apm_trap_undef, -- undefined (EXSTG) apm_trap_swi, -- software interrupt (DRSTG) apm_trap_prefch, -- prefetch error (IMSTG) apm_trap_dabort, -- data abort error (MESTG) apm_trap_irq, -- interrupt apm_trap_fiq -- fast interrupt );

Type apm_trapctrl defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd type apm_trapctrl is record traptype : apm_trap; trap : std_logic; end record;

Type apc_wrstg defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_wrstg is record -- operation wrop_rd : std_logic_vector(APM_RREAL_U downto APM_RREAL_D); wrop_rdvalid : std_logic; wrop_setspsr : std_logic; wrop_trap : apm_trapctrl; end record;

Type apc_pctrl defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_pctrl is record insn : ade_insn; valid : std_logic; rr : apc_rrstg; rs : apc_rsstg; ex : apc_exstg; dm : apc_dmstg; me : apc_mestg; wr : apc_wrstg; data1 : std_logic_vector(31 downto 0); data2 : std_logic_vector(31 downto 0); end record;

Type apc_micro defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_micro is record pctrl : apc_pctrl; valid : std_logic; r1, r2 : std_logic_vector(APM_RREAL_U downto APM_RREAL_D); r1_valid, r2_valid : std_logic; end record;

Enum astates defined in /tmp/build_html/vhdl/sparc/mmu_acache.vhd type astates is (idle, dcache, icache, mmu);

Enum rdatatype defined in /tmp/build_html/vhdl/sparc/mmu_icache.vhd type rdatatype is (itag, idata, memory);

Type cli_hold defined in /tmp/build_html/vhdl/core/libs/corelib.vhd type cli_hold is record hold : std_logic; -- hold dhold : std_logic; -- dcache hold ihold : std_logic; -- icache hold end record;

Enum mcycletype defined in /tmp/build_html/vhdl/peripherals/mem/sdmctrl.vhd type mcycletype is (midle, active, leadout);

Type apc_pstate defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd type apc_pstate is record hold_r : cli_hold; nextinsn_v : std_logic; dabort_v : std_logic; -- active cpsr fromEX_cpsr_r : apm_cpsr; -- pctrls of all stages from rrstg on fromRR_pctrl_r : apc_pctrl; fromRS_pctrl_r : apc_pctrl; fromEX_pctrl_r : apc_pctrl; fromDM_pctrl_r : apc_pctrl; fromME_pctrl_r : apc_pctrl; fromWR_pctrl_r : apc_pctrl; end record;

Constant APM_RREAL_PC defined in /tmp/build_html/vhdl/arm/libs/armpmodel.vhd constant APM_RREAL_PC : std_logic_vector(4 downto 0) := "01111";

Function apc_is_branch defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_branch( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then if (pctrl.wr.wrop_rdvalid = '1') and (pctrl.wr.wrop_rd = APM_RREAL_PC) then tmp := true; end if; end if; return tmp; end;

Function apc_is_mem defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_mem( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then if pctrl.me.meop_enable = '1' then tmp := true; end if; end if; return tmp; end;

Function apc_is_memload defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_memload( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_mem(pctrl) then if pctrl.me.meop_param.read = '1' then tmp := true; end if; end if; return tmp; end;

Function apc_is_straddr defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_straddr( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then if (pctrl.me.meop_enable = '1') and (pctrl.me.meop_param.read = '0') and (pctrl.me.meop_param.addrin = '1') then tmp := true; end if; end if; return tmp; end;

Function apc_is_strdata defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_strdata( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then if (pctrl.me.meop_enable = '1') and (pctrl.me.meop_param.read = '0') and (pctrl.me.meop_param.writedata = '1') then tmp := true; end if; end if; return tmp; end;

Function apc_is_rdlocked defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_rdlocked( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) and (pctrl.me.meop_enable = '1') and (pctrl.me.meop_param.read = '1') and (pctrl.wr.wrop_rdvalid = '1') then tmp := true; end if; return tmp; end;

Function apc_is_rdlocked_by defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_rdlocked_by ( rd : std_logic_vector(APM_RREAL_U downto APM_RREAL_D); pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if (pctrl.wr.wrop_rd = rd) and apc_is_rdlocked(pctrl) then tmp := true; end if; return tmp; end;

Function apc_is_rdfromalu defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_rdfromalu( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) and (not apc_is_memload(pctrl)) and (pctrl.wr.wrop_rdvalid = '1') then tmp := true; end if; return tmp; end;

Function apc_is_rswillshieft defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_rswillshieft( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then -- shiefter output used if pctrl.rs.rsop_op2_src = apc_opsrc_through or pctrl.rs.rsop_buf2_src = apc_bufsrc_through then -- shiefter does something if (pctrl.rs.rsop_styp = ash_styp_simm) or (pctrl.rs.rsop_styp = ash_styp_sreg) then if not (pctrl.rs.rsop_sdir = ash_sdir_snone) then tmp := true; end if; end if; end if; end if; return tmp; end;

Function apc_is_exwillsetcpsr defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_exwillsetcpsr( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := apc_is_valid(pctrl) and (pctrl.ex.exop_setcpsr = '1') ; return tmp; end;

Function apc_is_usecpsr defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_usecpsr( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if apc_is_valid(pctrl) then if apc_is_rswillshieft(pctrl) then tmp := true; end if; end if; return tmp; end;

Enum states defined in /tmp/build_html/vhdl/sparc/mmutw.vhd type states is (idle, waitm, pte, lv1, lv2, lv3, lv4);

Function apc_is_flush defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_flush( stgid : std_logic_vector(2 downto 0); flushid : std_logic_vector(2 downto 0) ) return boolean is variable tmp : boolean; begin tmp := false; if not (stgid = flushid) then tmp := true; end if; return tmp; end;

Function apc_is_valid defined in /tmp/build_html/vhdl/arm/libs/armpctrl.vhd function apc_is_valid ( pctrl : apc_pctrl ) return boolean; -- check weather branch (reg/mem) function apc_is_branch( pctrl : apc_pctrl ) return boolean; ------------------------------------------------------------------------------- -- pctrl predicate: mem op -- check weather mestg active function apc_is_mem( pctrl : apc_pctrl ) return boolean; -- check weather mestg load function apc_is_memload( pctrl : apc_pctrl ) return boolean; -- check weather str addr (next pctrl will be store data) function apc_is_straddr( pctrl : apc_pctrl ) return boolean; -- check weather str data (prev pctrl was be store addr) function apc_is_strdata( pctrl : apc_pctrl ) return boolean; ------------------------------------------------------------------------------- -- pctrl predicate: register locking -- check weather it is a mem ldr function apc_is_rdlocked( pctrl : apc_pctrl ) return boolean; -- check weather app_is_rdlocked() + rd compare function apc_is_rdlocked_by ( rd : std_logic_vector(APM_RREAL_U downto APM_RREAL_D); pctrl : apc_pctrl ) return boolean; -- check weather wrstg rd data come from alu function apc_is_rdfromalu( pctrl : apc_pctrl ) return boolean; ------------------------------------------------------------------------------- -- pctrl predicate: cpsr locking -- check weather rsstg is used function apc_is_rswillshieft( pctrl : apc_pctrl ) return boolean; -- check weather cpsr will be modified function apc_is_exwillsetcpsr( pctrl : apc_pctrl ) return boolean; -- check weather cpsr is used function apc_is_usecpsr( pctrl : apc_pctrl ) return boolean; ------------------------------------------------------------------------------- -- check weather stg should flush function apc_is_flush( stgid : std_logic_vector(2 downto 0); flushid : std_logic_vector(2 downto 0) ) return boolean; end armpctrl; package body armpctrl is function apc_is_valid ( pctrl : apc_pctrl ) return boolean is variable tmp : boolean; begin tmp := false; if pctrl.valid = '1' then tmp := true; end if; return tmp; end;

If you have question mail to: Konrad Eisele<eiselekd@web.de>, created: Wed Apr 14 13:07:33 WEDT 2004 ;
This is part of the Core distribution